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Introduction

Demands for Lookup Architecture in IPv6 Era
The core routers forward packets by IP-lookup using longest prefix matching (LPM). On Feb. 3, 2011, IPv4 addresses maintained by Internet Assigned Numbers Authority (IANA) are depleted. Since transition from IPv4 addresses to IPv6 addresses are encouraged, IPv6 addresses are widely used in core routers. Specifications for IPv6 address are changed frequently due to the transition period.
For example, IPv4-compatible IPv6 addresses are abolished, and site-local addresses would be abolished. Thus, reconfigurable architecture is necessary to accommodate the change of specifications. Since the core routers dissipate the major part of the total network power dissipation [25] , we cannot use ternary content addressable memories (TCAMs) based architecture [14] which dissipate much power. Thus, the low-power lookup architecture is necessary.
To solve these problems, memory-based IP lookup architectures on the FPGA have been proposed, which opposed to the TCAM. They dissipate lower power than the TCAM [10] . Also, since the memory-based architectures can reconfigure their contents, they accommodate changes of specifications. Various memory-based IP lookup architectures have been proposed. They are roughly divided into two: Tree-based [1] , [8] , [9] , [16] and Hash-based [5] , [13] , [17] , [23] . Also, the hash-based compress tree [2] has been proposed. To archive a high-speed lookup, a pipelined binary-search tree (BST) has been proposed [10] . Also, the given prefixes are partitioned into disjoint groups, and they are realized by a pipelined BST (BST-IPv6) or by a binary and ternary tree (2-3-tree-IPv6) [7] . To realize the CAM function [22] with small size of memory, the index generation unit [20] , [21] has been proposed. Also, its design methods have been proposed [18] , [19] .
Recent IP lookup architectures consist of both off-chip and on-chip memories to reduce the on-chip memory on FPGAs. However, the following conditions should be satisfied in the next generation network.
Large-capacity at low cost: As shown in Fig. 1 , on April. 24, 2014 , the number of raw IPv6 address in the border gateway protocol (BGP) was about 10 K. The num- Copyright c 2015 The Institute of Electronics, Information and Communication Engineers ber of prefixes of IPv4 addresses increased by 25-50 K per year [3] . With the rapid growth of IPv6 addresses, largecapacity core routers become necessary for the future IPv6. The advantage of FPGAs is that they can access multiple embedded memories at a time, while the disadvantage is that the sizes of embedded memories are smaller than that of off-chip memories. Thus, the conventional memory-based IP lookup architectures using on-chip memories on FPGAs cannot realize a large IP lookup table. With many FPGAs, we can realize a large IP lookup table. However, it increases costs. The off-chip memories are less expensive than FPGAs. To realize a large IP lookup table with low cost, an FPGA and off-chip memories should be combined together.
High-speed lookup: IEEE 802.3 working group is developing for the next standard for 400 Gbps link [6] . The minimum Ethernet frame size is 64 Bytes, which consists of IP Packets (46 Bytes), MAC address (12 Bytes), Port type (2 Bytes), and FCS (Frame check sequence) (4 Bytes). The minimum packet size for IPv6 is 46 Bytes (40 Bytes for the header and 6 Bytes for the minimum payload). In this case, the required speed is more than 1.087 giga lookup per second (GLPS) for 400 Gbps link.
Proposed Architecture and Contributions of the Paper
This paper proposes a memory-based architecture satisfying above two conditions. When k prefixes with length l for IPv6 are loaded in a single memory, the amount of memory necessary for lookup would be O(2 l log 2 k), which is too large to implement. In this paper, we use a parallel index generation unit (IGU) that reduces the total amount of memory to O(kl), where k denotes the number of prefixes [20] . Also, since the parallel IGU has a simpler architecture than existing ones, it performs a fast lookup. This paper is an extended version of [12] . The contributions in [12] were:
1. We loaded more than 340 K pseudo IPv6 prefixes on the parallel IGU on a single FPGA. Its performance was 1.002 GLPS (Giga lookups per second) which is slightly lower than the next generation link speed. 2. We reduced the total amount of memory for IGUs by using both a linear transformation and a row-shift decomposition. 3. We compared the parallel IGU with existing implementations on FPGAs, and showed that the parallel IGU outperforms others.
In this paper, the following new contributions are included:
1 We realized the parallel IGU using both off-chip and on-chip memories to reduce the total cost. Also, we proposed a design method for the parallel IGU. Since the proposed parallel IGU can be implemented by a smaller FPGA, the total cost is reduced drastically. 2 To archive more than 1.087 GLPS lookups, we reduced the delay time in the critical path of the parallel hardware, and used complete pipelines. Its lookup speed exceeds the next generation network link speed.
The rest of the paper is organized as follows: Sect. 2 introduces an architecture for LPM; Sect. 3 shows the IGU and its memory reduction method; Sect. 4 shows the design method for the IGU; Sect. 5 shows the parallel IGU using complete pipelines; Sect. 6 shows the experimental results; and Sect. 7 concludes the paper.
Architecture for IPv6 Prefix Lookup
IPv6 Prefix
The IPv6 address (128 bits) is an extension of the IPv4 address (32 bits). This extension accommodates much larger number of addresses than IPv4. An IPv6 address consists of 64 bits network prefix (prefix) and 64 bits interface ID. Since only network prefixes are used to make forwarding decisions, this paper considers an architecture for the network prefix lookup. Figure 2 shows the distribution of raw IPv6 prefixes (26, April, 2014) [15]. The present IPv6 uses prefixes with length 15 or more. Note that variance of the numbers of prefixes with different lengths are quite large. In this paper, we use this property to reduce the amount of memory.
Longest Prefix Matching (LPM) Function
Definition 2.1: The LPM table stores ternary vectors of the form VEC 1 · VEC 2 , where VEC 1 consists of 0 s and 1 s, while VEC 2 consists of only * s (don't cares). The length of prefix is the number of bits in VEC 1 . To assure that the longest prefix address is produced, entries are stored in descending prefix length. Let n be the number of bits for the input, m be the number of bits for the output, and B = {0, 1}. The LPM function [22] is a mapping f : B n → B m , where f (x) shows the minimum address whose VEC 1 corresponds to x. Otherwise, f ( x) = 0 m , where m = log 2 (k + 1) .
In the TCAM, entries are represented by the ternary vectors. Let P i be a set of the prefixes with length i, and P = {P 1 , P 2 , . . . P l } be a set of subsets of prefixes. Each P l is represented by an index generation function [21] , which is a mathematical model of the binary CAM. is an index generation function with weight k, where
In other words, an index generation function produces unique indices ranging from 1 to k for k different registered vectors, and produces 0 for other vectors.
In the TCAM, an entry IP address corresponds to a registered vector, while a non-entry one corresponds to a nonregistered vector. Table 1 shows an index generation function with weight 7.
Example 2.1:
An LPM function can be decomposed into a set of index generation functions. Thus, this paper focuses on a compact realization of an index generation function. Figure 3 shows an architecture for an LPM function realized by index generation units (IGUs) and the priority encoder. The IGU realizes the index generation function with a small size of memory. It consists of the main memory, the AUX memory, the comparator, and AND gates. When an index generation function with weight k is realized by a single memory, the memory size would be O(2 l log k), which is too large for large l. In this paper, we use an IGU with O(kl) memory size.
Architecture for an LPM Function
Index Generation Unit (IGU) [20]
Table 2 is a decomposition chart for the index generation function f shown in Table 1 . The columns labeled by X 1 = (x 2 , x 3 , x 4 , x 5 ) denotes the bound variables, while rows labeled by X 2 = (x 1 , x 6 ) denotes the free variables. In the IGU, the input variables are partitioned into the bound variables and the free variables. The entry denotes the function value. We can represent the non-zero elements of f by the main memory whose input is X 1 . The main memory realizes a mappingf from a set of 2 p elements to a set of k + 1 elements, where p = |X 1 |. For example, in Table 2 ,
The output for the main memory does not always represent f , sincef ignores X 2 . Thus, we must check whetherf is equal to f or not by using the auxiliary (AUX) memory.
To do this, we compare the input X 2 with the output for the AUX memory by a comparator. The AUX memory stores the values of X 2 when the value off (X 1 ) is non-zero. Figure 4 shows the index generation unit (IGU). First, the main memory finds the possible index corresponding to X 1 . Second, the AUX memory produces the corresponding inputs X 2 (l − p bits). Third, the comparator checks whether X 2 is equal to X 2 or not. Finally, the AND gates produce the correct value of f . Figure 5 shows an example of the IGU realizing the index generation function shown in Table 1 . 1, 1, 0, 1, 1) , the corresponding index is "6". First, the main memory produces the index. Second, the AUX memory produces the corresponding value of X 2 . Third, the comparator checks whether X 2 and X 2 are equal. Since the corresponding input X 2 is equal to X 2 , the AND gates produces the index. In this case, l = 6, p = 4, and q = 3.
Example 3.2:
When the input vector is X = (x 1 , x 2 , x 3 , x 4 , x 5 , x 6 ) = (1,
Example 3.3:
To realize the index generation function f shown in Table 1 , a single-memory realization requires 2 6 × 3 = 192 bits. On the other hand, in the IGU shown in Fig. 5 , the amount of main memory is 2 4 × 3 = 48 bits, and that of the AUX memory is 2 3 ×2 = 16 bits. Thus, the IGU requires 64 bits in total. In this way, we can reduce the total amount of memory. Table 1 . Table 3 An index generation function f causing a collision. 
Linear Transformation
Example 3.2 is an ideal case. In general, a column may have two or more non-zero elements. In such a case, the column has a collision. When a collision occurs, the main memory cannot realize the function. Table 4 shows a decomposition chart for an index function f shown in Table 3 . In Table 4 , the first column has a collision for elements "5" and "6".
Example 3.4:
Letf (Y 1 , X 2 ) be the function whose variables
, and p ≥ log 2 (k + 1) . This replacement is called a linear transformation [19] , which reduces the number of inputs to the main memory. Example 3.5: Let f be an index generation function shown in Table 3 . Table 5 shows the decomposition chart forf (Y 1 , X 2 ), where
, and the column labels denote Y 1 , and the row labels denote X 2 . In Table 5 , since no collision occurs, it can be realized by the IGU shown in Fig. 6 .
The linear transformation for p variables is implemented by p copies of two-input EXORs. In an FPGA, since these can be realized by p LUTs, their amount of hardware is negligibly small.
As shown in Example 3.5, index generation functions can often be represented with fewer variables than original functions. By increasing the number of inputs p for the main memory, we can store virtually all vectors.
Conjecture 3.1: [20] Consider a set of uniformly distributed index generation functions with weight k (≥ 7). If p ≥ 2 log 2 (k + 1) − 3, then, more than 95% of the functions can be represented by an IGU with the main memory having p inputs.
For the IPv6 prefix lookup problem, a linear transformation of p variables can reduce the amount of memory 2 l log 2 (k + 1) into 2 p log 2 (k + 1) .
Row-Shift Decomposition for Main Memory
In this part, we introduce a row-shift decomposition [18] , which shifts the non-zero elements to further reduce of memory size for the IGU. Table 6 shows a decomposition chart for the index generation functionf (Y 1 , Y 2 ), where
and Y 2 = (x 6 ). In Table 6 , the first column has a collision for the entries "1" and "5". Consider the decomposition chart shown in Table 7 that is obtained from Table 6 by shifting the rows for y 4 = 1 by three bit to the right. Table 7 has at most one non-zero element in each column. Thus, the modified function can be realized by a main memory with inputs Y 1 . In Fig. 7 , assume that the memory for H stores the number of bits to shift (h(Y 2 )) for each row specified by Y 2 , while the memory for G stores the non-zero element of the column after the shift operation: h(Y 2 ) + Y 1 , where "+" denotes an unsigned integer addition. In Fig. 7 , in the row-shift decomposition, the main memory is decomposed into two smaller memories. Thus, we can reduce the main memory for the IGU. Figure 8 shows the IGU using a linear transformation and a row-shift decomposition. Note that, in this case, the comparator has to check the equality of both free variables and bound variables. Figure 9 shows the IGU using a linear trans- formation and a row-shift decomposition realizing the function f in Table 3 .
Example 3.6:
, and Y 2 = (x 6 ). First, EXOR gates generate Y. Second, the memory for H produces the shift value h(Y 2 ). Third, the adder produces h(Y 2 ) + Y 1 . In this implementation, since we realize both the memory for G and the AUX memory by a single memory, the memory for G produces the index and (x 1 , x 2 , x 3 , x 4 , x 5 , x 6 ) simultaneously. Next, the comparator checks if they are equal or not. Finally, the AND gates produces the correcting index.
Example 3.7:
To realize f shown in Table 3 , a singlememory realization requires 2 6 × 3 = 192 bits. On the other hand, in the IGU shown in Fig. 9 , the memory for H requires 2 1 × 3 = 6 bits, and the memory for G requires 2 3 × (3 + 6) = 72 bits. Thus, the IGU requires 78 bits in total. In this way, we can reduce the total amount of memory by using a linear transformation and a row-shift decomposition.
Experimental results [18] show that the row-shift decomposition requires 2k log 2 k + kl bits to implement an index generation function with weight k.
Design of IGU
Method to Find a Linear Transformation
From here, we present a method to find a linear transformation. We assume that the prefix lookup architecture needs to update its prefix patterns frequently. In this case, it is impractical to find an optimum solution by spending much computation time. To find a reasonably good linear transformation in a short time, we use the following heuristic algorithm [21] , which is simple and efficient. 
Design of IGU Using Row-Shift Decomposition
In Table 7 , we can represent the function without increasing the columns. However, in general, we must increase the columns to represent the function. Since each column has at most one non-zero element after the row-shift operations, at least k columns are necessary to represent a function with weight k. We use the first-fit method [24] , which is simple and efficient.
Algorithm 4.2:
(Find row-shifts) [18] 1. Sort the rows in decreasing order by the number of nonzero elements. 2. Compute the row-shift value for each row at a time, where the row displacement r(i) for row i has the smallest value such that no non-zero element in row i is in the same position as any non-zero element in the previous rows. 3. Terminate.
When the distribution of non-zero elements among the rows is uniform, Algorithm 4.2 reduces the memory size effectively. To reduce the total amount of memories, we use the following: Algorithm 4.3: (Row-shift decomposition) [18] 1. Reduce the number of variables by the method [20] . If necessary, use a linear transformation [19] to further reduce the number of the variables. Let l be the number of variables after reduction. 2. Let q 1 ← l 2 . From t = −2 to t = 2, perform Steps 3 through 6. 3. Partition the inputs X into (X 1 , X 2 )
† , where X 1 = (x p , x p−1 , . . . , x 1 ) denotes the rows, and X 2 = (x n , x n−1 , . . . , x p+1 ) denotes the columns. 4. p ← q 1 + t. 5. Obtain the row-shift value by Algorithm 4.2. 6. Obtain the maximum of the shift value, and compute the total amount of memories. 7. Find t that minimizes the total amount of memories. 8. Terminate.
Parallel IGU Using Complete Pipelines
IP Lookup Architecture Using Complete Pipelines
To archive high throughput, we used a complete pipeline in the parallel IGU. As for the priority encoder shown in Fig. 3 , we implemented a cascade of maximum selectors instead of a tree structure, which tends to be a critical path. Figure 10 shows the parallel IGU using a complete pipeline. Although the latency for the pipelined architecture is larger than the tree structure, its throughput can be higher. In the IP lookup application, the high-throughput is desired even if it increases latency. Fig. 10 Parallel IGU using a complete pipeline. † In the row-shift decomposition, we can assume that non-zero elements are uniformly distributed in the decomposition chart. In the IPv6 prefix, distribution of non-zero elements is almost uniform. Thus, unlike ordinary functional decompositions, the influence of the partition (X 1 , X 2 ) is relatively small. 
Prefix Expansion and Merge
Let P i be the set of the prefixes with length i, and P = {P 1 , P 2 , . . . P l }. As shown in Fig. 10 , the parallel IGU consists of l IGUs. Thus, the straightforward implementation requires many IGUs. To reduce the number of IGUs, we merge sets of prefixes into fewer groups. By expanding the prefixes in P i to ones with length i + 1, we can make a group that includes both P i+1 and P i . We call this prefix expansion and merge. The next example illustrates this.
Example 5.8:
The left-hand side of the table in Fig. 11 consists of three groups: {P 2 , P 3 , P 4 }, where P 2 = {00 * * }, P 3 = {001 * }, and P 4 = {0001}. By performing prefix expansion to P 2 , we have P 3 = {000 * , 001 * }. By the longest prefix matching (LPM) rule, the prefix {001 * } in P 3 that is equal to {001 * } in P 3 is ignored. Also, by performing prefix expansion to P 3 , we have P 4 shown in the right-hand side of the table in Fig. 11 . In this case, three groups are merged into one. Figure 2 shows that the variance of the prefix of lengths is quite large. When the prefix expansions with a small number of prefixes is applied, they can often be stored into a single BRAM † . On the other hand, when the prefix expansion is applied to a set with a large number of prefixes, in the worst case, the size would be too large to be stored in a BRAM. Thus, we make a non-uniform grouping G = {G 1 , G 2 , . . . , G r }, where G i may be generated from the different number of sets. As for the large groups G i , we realize them by off-chip memories. To find a good grouping, we use the following: Algorithm 5.4: (Non-uniform grouping) Let M o f f be the size of off-chip memory, M on be the size of on-chip memory, P i be the set of the prefixes with length i, P = {P 1 , P 2 , . . . , P l } be the set of the prefixes, G j consists of single or several P i s, r be the number of reduced groups, and G = {G 1 , G 2 , . . . , G r }, where r ≤ l.
Design of Parallel IGU Using Off-Chip Memories
3 Select P i in P, which has maximum the number of prefixes, g ← P i , P ← P − {P i }. 
Experimental Results
Implementation Environment
We designed the parallel IGU using Xilinx ISE 14.7, and implemented on the ROACH2 board (FPGA: Xilinx Virtex 6 (XC6VSX475T), 74,400 Slices, 1,064 BRAMs (36Kb)). To make a fair comparison with [12] , pseudo IPv6 prefixes were generated from the present raw 340 K IPv4 prefixes (May 23, 2013) using the method in [26] . Table 8 shows numbers of BRAMs in IGUs to load 340 K pseudo IPv6 prefixes generated by Algorithm 5.4. Also, it shows the computation time for Algorithm 5.4. In the experiment, we used a PC with INTEL Xeon X5570 CPU, 2.93 GHz, and 32 GB RAM, on Ubuntu 12.04 LTS Operating System. Table 9 compares proposed non-uniform grouping with previous one [12] and a direct realization (in other word, without grouping). In Table 9 , #Slices includes the numbers of slices for both IGUs and the priority encoder. Table 9 shows that, although the proposed nonuniform grouping requires off-chip memories, the proposed grouping requires fewer BRAMs than the existing grouping.
Comparison of Grouping Methods
Implementation of the Parallel IGU
To utilize the FPGA resources efficiently, we implemented small memory parts (marked with "*" in Table 8 ) by distributed RAMs [27] instead of BRAMs. Figure 12 shows the implemented parallel IGU. To increase the system throughput, we set a dual port mode to on-chip memories, and implemented a pair of IGUs. In the implementation, the proposed parallel IGU consumed 5,278 Slices and 227 BRAMs. The system used four DDRII+ Static RAMs (SRAMs) [4] . Total amount of memory usage is 25.4 Mbits. From the logic synthesis (XST), the maximum clock frequency was 571.1 MHz. We set the timing constraint (system clock frequency) to 550 MHz which is supported by the DDRII+ SRAMs. After the place-and-root (PAR), the timing constraint met 550 MHz. Thus, the lookup speed was 1.100 GLPS which satisfies the requirement of 400 Gbps link throughput. Table 10 compares the proposed parallel IGU with existing FPGA implementations. Since they stored different numbers of prefixes, we used the normalized FPGA area, which shows the necessary number of FPGA primitives (# of slices or BRAMs) per 1 K prefixes. Also, it compares the amount of off-chip SRAMs. Table 10 shows that, as for the lookup speed, the proposed parallel IGU is faster than other implementations. Especially, it just satisfies the requirement of 1.087 GLPS, which is requirement of 400 GLPS link throughput. As shown in Fig. 3 , the on-chip parallel IGU (previous method) [12] used a priority encoder with a tree-structure, which was a critical path. On the other hand, as shown in Fig. 12 in the proposed parallel IGU, we implemented it by a cascaded, which is suitable for a complete pipeline architecture. Table 10 showed that, as for the normalized FPGA area, the proposed parallel IGU is the most efficient implementation. As for the off-chip SRAM, the BST-IPv6 required smaller memory than our architecture. However, since the price of the FPGA dominates that of SRAM, the system cost of proposed parallel IGU is lower than the BST-IPv6. Therefore, the parallel IGU outperforms existing FPGA realizations.
Conclusion
This paper showed that the parallel IGU using both on-chip and off-chip memories to reduce the system cost. To reduce the memory size of the IGU, we used linear transformation and row-shift decomposition. Also, this paper showed a method to store prefixes in given memories. We implemented the proposed parallel IGU using a complete pipeline on the Xilinx Virtex 6 FPGA and four off-chip DDRII+ SRAMs. Its lookup speed was 1.100 GLPS which exceeded 1.087 GLPS at 400 Gbps link throughput. Thus, our architecture fits to the next generation standard of link throughput. Experimental results showed that the proposed parallel IGU outperforms existing FPGA implementations.
Since Internet routers are updated frequently, the parallel IGU also must be updated. When the new prefix collides with existing ones, the corresponding IGU should be reconfigured. As shown in Table 8 , as for the worst case, its down time is about 1.5 second. Luo et al. proposed a hybrid architecture using a memory-based lookup engine and a small TCAM [11] without down time for the update. The parallel IGU is also applicable to such architecture. The future project is an implementation of Luo's hybrid architecture using the parallel IGU.
